

CIRCUIT FOR COMPUTING THE ABSOLUTE
VALUE OF COMPLEX NUMBERS

Manish Goel

Srinath Hosur

Michael O. Polley

CLAIM OF DOMESTIC PRIORITY

This application claims priority under 35 U.S.C. 119(e)(1) from U.S. Provisional Application No. 60/267,452 filed February 8, 2001.

5

TECHNICAL FIELD OF THE INVENTION

The technical field of this invention is digital signal processing.

BACKGROUND OF THE INVENTION

A complex number is a number of the form $x = x_r + jx_i$: where x_r is called the real part of the complex number; x_i is called the imaginary part of the complex number; and j is the square root of -1, the basic imaginary number. Complex numbers are often used to represent two dimensional vector quantities, the real and imaginary parts forming two perpendicular components of the vector. In this representation the magnitude of the vector can be obtained from the absolute value of the complex number.

The absolute value of the number x is calculated as the square root of the sum of the squares of its real and imaginary parts. This is:

$$ABS(x) = \sqrt{x_r^2 + x_i^2}$$

Some digital processing applications require multiple computations of the magnitude of a two dimensional vector. This computation is the equivalent of calculating the absolute value of a complex number.

SUMMARY OF THE INVENTION

This invention is an apparatus for computing the absolute value of a complex number having a real part and an imaginary part. The apparatus includes first and second squaring units for the respective real and imaginary parts. The squares are summed in a summing unit. A square root unit extracts the square root of the sum. This square root is absolute value of the complex number.

Each squaring unit includes one unsigned multiplier and two signed multipliers. An unsigned multiplier multiplies the least significant bits of the input. The first signed multiplier multiplies the most significant bits of the input.

5 These two outputs are concatenated into one input of a signed summer. The second signed multiplier multiplies the least significant bits of the input times the most significant bits. This signed product is left shifted into a second input of the signed summer an amount to properly align it with the other
10 sum term. The sum output is the square. The unsigned and first signed multipliers in this technique are also squaring units. This technique can be used recursively on these multipliers.

The square root unit employs identical processing
15 elements. Each processing element considers two bits of the input and forms one root bit and a remainder. The processing element forms two intermediate test variables from the input data, the prior remainder and the prior root. These two test variables are compared. The result of the comparison selects
20 a "1" or "0" for the root bit and selects the next remainder. Processing proceeds to the next processing element for computation of the next root bit. A chain of processing elements enables computation of the root to the desired precision. Alternatively, the same processing elements may be
25 used in a recirculating manner.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects of this invention are illustrated in the drawings, in which:

Figure 1 illustrates the circuit of this invention for computing the absolute value of a complex number;

Figure 2 illustrates the preferred construction of each of the squaring units illustrated in Figure 1;

5 Figure 3 illustrates a chain of processing elements employed in the square root unit illustrated in Figure 1;

Figure 4 illustrates the construction of each processing element of Figure 3;

10 Figure 5 illustrates details of the shifting unit illustrated in Figure 4;

Figure 6 illustrates details of the input to the summing unit illustrated in Figure 4;

Figure 7 illustrated details of the input to one of the multiplexers illustrated in Figure 4; and

15 Figure 8 illustrates an alternative embodiment of the square root unit using recirculation through a chain of processing elements.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

20 Figure 1 illustrates a block diagram for computing the absolute value of complex number x . Figure 1 assumes that complex number x has both real part x_r and imaginary part x_i represented by B bit signed numbers. In accordance with the known art, if the number is positive, then the most
25 significant bit is 0. The $B-1$ least significant bits are interpreted normally. If the number is negative, then the most significant bit is 1. The $B-1$ least significant bits are interpreted according to the 2's complement notation. Real part x_r supplies the input to squaring unit 110. The output
30 is a $2B-1$ bit unsigned number. Imaginary part x_i supplies the

input to an identical squaring unit 115. The output of squaring unit 115 is also a $2B-1$ bit unsigned number. These squared terms are supplied to the inputs of summing unit 120. Summing unit 120 adds these two inputs producing a $2B$ bit unsigned output. This $2B$ bit sum supplies the input to square root unit 130. Square root unit 130 supplies the desired absolute value of x ($|x|$) as a B bit unsigned number. Note that the desired absolute value is bound by the following inequality:

$$0 \leq \text{ABS}(x) \leq 2^{B-(1/2)}$$

Thus a B bit unsigned number can represent all possible absolute values.

A straight forward manner to implement the squaring units 110 and 115 employs a B bit signed multiplier. It is known that such a signed multiplier would require approximately B^2 one bit adders. A better solution exploits the known characteristics of a squaring operation. Assume the problem is to compute $b = a*a$. The input number a is divided into least significant bits and most significant bits. Assuming a has B bits ($a[B-1:0]$), then define least significant bits a_{lsb} as:

$$a_{lsb} = a[(B/2)-1, 0]$$

and define most significant bits a_{msb} as:

$$a_{msb} = a[B-1, B/2]$$

In accordance with this definition $a = a_{msb} * 2^{B/2} + a_{lsb}$. Thus:

$$\begin{aligned}
 b &= a * a \\
 &= (a_{msb} * 2^{B/2} + a_{lsb}) (a_{msb} * 2^{B/2} + a_{lsb}) \\
 5 \quad &= a_{msb} * 2^{B/2} (a_{msb} * 2^{B/2} + a_{lsb}) + a_{lsb} (a_{msb} * 2^{B/2} + a_{lsb}) \\
 &= a_{msb}^2 * 2^{(B/2)+(B/2)} + 2a_{msb} * a_{lsb} * 2^{B/2} + a_{lsb}^2 \\
 &= a_{msb}^2 * 2^B + a_{msb} * a_{lsb} * 2^{(B/2)+1} + a_{lsb}^2
 \end{aligned}$$

Figure 2 illustrates in block diagram form a circuit 110
 10 for computing the square in this manner. The least significant bits a_{lsb} are supplied to both inputs of multiplier 210. Multiplier 210 thus forms the term a_{lsb}^2 . Because a_{lsb} includes $B/2$ bits, the product output of multiplier 210 has $2(B/2) = B$ bits. Multiplier 210 is an unsigned multiplier.
 15 Note that the square is positive whatever the sign of the input number. The most significant bits a_{msb} are supplied to both inputs of multiplier 215. Multiplier 215 thus forms the term a_{msb}^2 . Because the maximum output value is positive and not greater than 2^{B-2} , a_{msb}^2 includes $B-1$ bits. Note that
 20 whether a is negative or positive, the product is positive. Accordingly, the output of multiplier 215 is unsigned.

The respective outputs of multipliers 210 and 215 are supplied to 2B bit latch 240. The output of multiplier 210 forms the least significant bits of the input to latch 240.
 25 The output of multiplier 215 forms the most significant bits of the input to latch 240. This left shifts the product of multiplier 215 by B bits, effectively multiplying the product output by 2^B . Note that this shift ensures that the two product outputs do not overlap. This loads latch 240 with the
 30 quantity $a_{msb}^2 * 2^B + a_{lsb}^2$.

Multiplier 220 forms the cross product term. One input of multiplier 220 receives the least significant bits a_{lsb} and the other input of multiplier 220 receives the most significant bits a_{msb} . While the $B/2$ least significant bits a_{lsb} are unsigned, the most significant bits a_{msb} includes $(B/2)-1$ data bits and one sign bit. Accordingly, the multiplier 220 is signed.

The output of multiplier 220 supplies the input of shifter 230. Shifter 230 left shifts its input by $(B/2)+1$ bits. This effectively multiplies the product output of multiplier 220 by $2^{(B/2)+1}$. The output of shifter 230, which corresponds to $a_{msb} * a_{lsb} * 2^{(B/2)+1}$, is stored in latch 250. Note that shifter 230 may include merely loading the product output from multiplier 220 into appropriate bit positions within latch 250 and zero filling the lower $(B/2)+1$ bits of latch 250.

Adder 260 receives the contents of latches 240 and 250 at its two inputs. The sum result equals the desired square.

The structure of Figure 2 requires less hardware and consequently less integrated circuit area to implement than a straight forward signed multiplier. As noted above, a signed multiplier requires about B^2 one bit adders. The circuit of Figure 2 employs three $B/2$ bit multiplier. Each of these multipliers thus requires about $(B/2)^2 = B^2/4$ one bit adders. The three multipliers thus require about $3B^2/4$ one bit adders. This is about 25% less than the conventional circuit. Note further that both multipliers 210 and 215 are used as squaring units in Figure 2. This technique could be used to implement both multipliers 210 and 215 to achieve an additional 12.5% circuit savings. This technique could be used further for the

least significant bit multipliers and the most significant bit multipliers in those circuits. This technique could be used recursively until the smallest multipliers are one bit multipliers. The inventors believe that the integrated circuit layout required for recursive use of this technique will reach a point where no additional benefit is achieved before reaching one bit multipliers. However, it would generally be advantageous to employ this technique to two levels.

The above description assumed that the number of input bits B is even. Thus B/2 is an integer. If B is odd, then the number of least significant bits can not equal the number of most significant bits. Let there be (B-1)/2 least significant bits and (B+1)/2 most significant bits. Thus $a = a_{msb} * 2^{(B-1)/2} + a_{lsb}$ and:

15

$$\begin{aligned} b &= a * a \\ &= (a_{msb} * 2^{(B-1)/2} + a_{lsb}) (a_{msb} * 2^{(B-1)/2} + a_{lsb}) \\ &= a_{msb} * 2^{(B-1)/2} (a_{msb} * 2^{(B-1)/2} + a_{lsb}) + a_{lsb} (a_{msb} * 2^{(B-1)/2} + a_{lsb}) \\ &= a_{msb}^2 * 2^{((B-1)/2) + ((B-1)/2)} + 2a_{msb} * a_{lsb} * 2^{(B-1)/2} + a_{lsb}^2 \\ &= a_{msb}^2 * 2^{(B-1)} + a_{msb} * a_{lsb} * 2^{((B-1)/2) + 1} + a_{lsb}^2 \\ &= a_{msb}^2 * 2^{(B-1)} + a_{msb} * a_{lsb} * 2^{((B+1)/2)} + a_{lsb}^2 \end{aligned}$$

20

The products of multipliers 210 and 215 would be concatenated as illustrated in Figure 2 effectively multiplying the product output of multiplier 215 by 2^{B-1} . Shifter 230 requires a left shift of (B+1)/2 bits effectively multiplying the product output of multiplier 220 by $2^{(B+1)/2}$. Alternatively, the input could be divided into (B+1)/2 least significant bits and (B-1)/2 most significant bits. Thus $a = a_{msb} * 2^{(B+1)/2} + a_{lsb}$ and:

$$\begin{aligned}
b &= a * a \\
&= (a_{msb} * 2^{(B+1)/2} + a_{lsb}) (a_{msb} * 2^{(B+1)/2} + a_{lsb}) \\
&= a_{msb} * 2^{(B+1)/2} (a_{msb} * 2^{(B+1)/2} + a_{lsb}) + a_{lsb} (a_{msb} * 2^{(B+1)/2} + a_{lsb}) \\
&= a_{msb}^2 * 2^{((B+1)/2) + ((B+1)/2)} + 2a_{msb} * a_{lsb} * 2^{(B+1)/2} + a_{lsb}^2 \\
5 \quad &= a_{msb}^2 * 2^{(B+1)} + a_{msb} * a_{lsb} * 2^{((B+1)/2)+1} + a_{lsb}^2 \\
&= a_{msb}^2 * 2^{(B+1)} + a_{msb} * a_{lsb} * 2^{((B+3)/2)} + a_{lsb}^2
\end{aligned}$$

Concatenation of the product outputs of multipliers 210 and 215 at the input of data latch 240 effectively multiplies the
 10 most significant bits by $2^{(B-1)/2}$. Shifter 230 must provide a left shift of $(B+3)/2$ bits effectively multiplying the product output of multiplier 220 by $2^{(B+3)/2}$.

Figures 3 and 4 illustrate hardware embodying square root unit 130. This hardware implements an iterative square root
 15 extraction according to the following algorithm:

INITIALIZATION

```
data[0] = y(2B-1:0);
```

```
root[0] = 0
```

```
20 rem[0] = 0
```

LOOP

```
FOR i=0:1:B-1 LOOP
```

```
test1 = rem[i](2B-3:0)<<2 & data[i](2B-2:2B-2);
```

```
25 test2 = root[i](B-1:0)<<2 & "01";
```

```
IF test1 < test2 THEN
```

```
root[i+1] = root[i](B-2:0)<<1 & "0";
```

```
rem[i+1] = test1;
```

```
ELSE
```

```
30 root[i+1] = root[i](B-2:0)<<1 & "1";
```

```
        rem[i+1] = test1 - test2;  
    END IF;  
    data[i+1] = data[i] << 2;  
END LOOP;
```

5

The algorithm operates as follows. The data variable is initialized to the function argument of the square root unit. The variable root[i] holds the current square root value and the variable rem[i] holds the current remainder value. These are initialized to zero. As previously described, the output of adder 260 is 2B-1 unsigned bits (y(2B-2:0)). Each loop iteration or each hardware processing element considers two bits of the input and produces one bit of the square root.

The algorithm forms two intermediate variables and checks their relative magnitude. The first intermediate variable test1 is formed by concatenating the current remainder left shifted by two bits with the two most significant bits of the current data. Thus the two most significant bits of the current data become the two least significant bits of the intermediate variable test1. The second intermediate value test2 is formed by concatenating the current root left shifted by two bit with the digital constant "01". Thus the two least significant bits of test2 become "01". The algorithm then compares test1 and test2. If test1 is less than test2, then the next root value root[i+1] is set to the concatenation of the prior root value root[i] left shifted one bit with "0". The next remainder value rem[i+1] is set equal to test1. If test1 is not less than test2, then the next root value root[i+1] is set to the concatenation of the prior root value root[i] left shifted by one bit with "1". The next remainder

value $rem[i+1]$ is set equal to $test1$ minus $test2$. Following the IF, THEN ELSE operation, the next data value $data[i+1]$ to the prior data value $data[i]$ left shifted two bits. This process repeats unit B root bits are formed. The left shifting of root[i] and rem[i] shift out initial zeros that are filled with one bit of data each iteration. The left shifting of data[i] shifts out two data bits already considered in the current iteration shifting in the next two bits for the next iteration.

Figure 3 illustrates a hardware implementation of this algorithm. Figure 3 illustrates that square root unit 130 consisting of processing elements (PE_i) 301, 302...315 connected in cascade. Each stage 301, 302...315 includes inputs for data ($data_in$), the current remainder and the current root. Each stage 301, 302...315 produces a next data output ($data_out$), a next remainder output (rem_out) and a next root output ($root_out$). Stage 301 receives the function argument of the square root unit as its $data_in$ and zero for both the remainder input and the root input. Each stage supplies: its $data_out$ to the $data_in$ of the next stage; its remainder output rem_out to the remainder input rem_in of the next stage; and its root output $root_out$ to the root input $root_in$ of the next stage. In accordance with the algorithm, there need to be half as many stages as input data bits to compute the integer part of the square root. In this example there are $2B$ data bits and thus there are B stages.

Figure 4 illustrates the internal components of representative stage 301. Stage 301 receives $data[i]$, $rem[i]$ and $root[i]$ inputs from the prior stage. As noted above, for the first stage $data[i]$ is the function argument of the square

root unit and both $rem[i]$ and $root[i]$ are 0. Shifter 410 left shifts $data[i]$ and stores the result in data latch 411. This data stored in data latch 411 forms the output $data[i+1]$.

Figure 5 illustrates a practical embodiment of shifter 410. Individual bits of the $2B-1$ bits of $data[i]$ are coupled to shifted input bits of data latch 411. The two least significant bits, bits 0 and 1, receive a zero signal. Thus data latch 415 stores "0" in these data locations. Data bit 0 is supplied to input bit 2, data bit 1 is supplied to input bit 3. Data bit $2B-3$ is supplied to input bit $2B-1$. The two most significant bits, bits $2B-1$ and $2B-2$, are not coupled to any input of data latch 415. These bits are not stored and thus lost. This is similar to that previously described in conjunction with shifter 230 illustrated in Figure 2.

Figure 6 illustrates formation of the two test variables $test1$ and $test2$. $test1$ is formed by concatenation of the two most significant bits of $data[i]$ and $rem[i]$. As shown in Figure 6, $data[i]$ bit $2B-2$ supplies the input to the 0 bit of the positive input of summer 421. $data[i]$ bit $2B-1$ supplied the input to the 1 bit of the positive input of summer 421. The various bits of $rem[i]$ are left shifted two bits and supplied to the positive input of summer 421. This is similar to the application of $data[i]$ bits to data latch 411 illustrated in Figure 5 and described above. Note that the two most significant bits of $rem[i]$, bits $B-1$ and $B-2$, are not coupled to any input of data latch 415. These bits are not stored and thus lost. No data is actually lost because these bits are always "0" from the initialization of $rem[i]$. Not shown in Figure 6 but illustrated in Figure 4, this variable $test1$ is also supplied to one input of multiplexer 422.

Figure 6 illustrates a similar connection for the negative input of summer 421. This forms the second test variable test2. The two least significant bits receive a digital constant "01" and the remaining input bits receive
5 corresponding bits of rem[i] left shifted by two bits.

Summer 421 forms the difference of test2 minus test1. Summer 423 forms two outputs. The first output is the difference. This difference output supplies one input of multiplexer 422. The second output is the sign of the
10 difference. This sign is 0 if test1 minus test2 is positive or test1 > test2. This sign is 1 if test1 minus test2 is negative or test1 < test2. This sign output supplies the control signal of multiplexers 422 and 431.

Figure 7 illustrates in greater detail the input
15 connections to multiplexer 431. The first input of multiplexer 431 receives at its least significant a digital constant "0". The remaining bits are received from root[i] left shifted one bit. The most significant bit of root[i] is not connected and is lost. As previously described, this is always a 0 from the
20 initialization of root[i], so no data is lost. The second input of multiplexer 431 is similar, except that the least significant input bit received a digital constant "1".

The sign output of subtractor 421 controls the selections made by multiplexers 422 and 431. Multiplexer 422 receives
25 the test1 signal at a first input and the difference signal (test1 - test2) at a second input. If the sign output is "1", multiplexer 422 selects the test1 signal for input to latch 423. If the sign output is "0", multiplexer 422 selects the difference signal for input to latch 423. The output of latch
30 423 is the next remainder signal rem[i+1]. If the sign output

is "1", multiplexer 431 selects the input with the least significant bit "0" for input to data latch 432. If the sign output is "0", multiplexer 431 selects the input with the least significant bit "1" for input to data latch 434. The
5 output of latch 432 is the next root signal root[i+1].

The number of bits required for the remainder depends upon the number of bits of the desired answer. The example of Figure 3 assumed that only the integer part of the square root was needed. This selection determined the number of processing
10 elements required to produce the desired solution. If only the integer part of the square root is desired, then the square root unit needs only half as many stages as input data bits. If 2B is precision of the input data, the root and the remainder need B and B+1 bits, respectively. If y is the
15 input data, x is the integer part of the square root, then the remainder r is defined as:

$$r = y - x^2$$

20 The remainder will never be greater than 2r, else the root could be increased and remainder decreased. Therefore, remainder requires one bit more than the root, which requires only B bits.

It is possible to obtain greater precision. The chain of
25 processing elements is extended one element for each additional bit of precision desired. This computes beyond the binary point of the input data. The number of bits deployed for the root and the remainder must be increased to span the desired resolution.

Figure 8 illustrates an alternative embodiment for square root unit 130. This alternative requires less hardware and thus less integrated circuit area at the expense of greater time required to generate the square root. The number of processing elements is selected as an integral factor of the number of bits of precision desired in the square root. Thus, for example, 8 processing elements 301...315 could be employed for 16 bit roots.

Switch 501 controls recirculation of data through the processing elements. Switch 501 has two states. In a first state, input data is supplied to the first processing element 301 and the remainder and root from the last processing element are output. In a second state, the data, remainder and root from the last processing element is recirculated into the first processing element. Figure 8 illustrates the zero remainder and root inputs coming from outside switch 501. These inputs could be hardwired as part of the first switch state.

Suppose the chain included 8 processing elements. Then the 16 bit square roots can be extracted from 32 bit data in two passes through the chain. Under control of loop control 502, switch 501 would alternately: in the first switch state input new data and output a calculated root; and in the second switch state recirculate data through the chain of processing elements. Note that other ratios are possible. If the chain of processing elements was one quarter the length required for the desired root precision, switch 501 would recirculate three out of four cycles and enter new data only once every fourth cycle.

30